

Buffers

- ▶ Single gate often has to drive a large fan-out. Large on chip load (pF order) are
 - * busses
 - * clock network
 - * control wires
 - * in memories: many storage cells are connected to few control and data wires
- ▶ Worst case occurs when gate drive off-chip load (20-50 pF)
 - * pad capacitance
 - * package wiring
 - * circuit board wiring

Dr. Orazio Aiello


1

- ▶ The increase in the load capacitance proportionally increases the propagation delay
- ▶ A buffer circuit is used to maintain the speed performance of the circuit
 - * buffering with a single inverter
 - * buffering with multiple inverter

Dr. Orazio Aiello

2

Buffer Tri-State



- ▶ When one device is sending data on a bus, all other sending devices should be disconnected




The other device must be put in High-impedance state Z

- ▶ The output of this kind of device is 1,0 and Z *tri-state* buffer


Dr. Orazio Aiello

3

Tri-State NMOS



Tri-State CMOS




- ▶ $CD = 1$ switch off all output transistors

Dr. Orazio Aiello

4

Cascade of equal inverter



- If an inverter is loaded with another inverter ratio of N and P aspect ratio is different than μ_n/μ_p

$$C_{eq} = C_{wire} + C_{DB1} + C_{DB2} + 2(C_{GD1} + C_{GD2} + C_{GD3} + C_{GD4}) + C_{GS3} + C_{GS4}$$



$$C_{eq} = C_{wire} + C_{DBn} + C_{DBp} + 4(C_{GDn} + C_{GDp}) + C_{GSn} + C_{GSp}$$

Dr. Orazio Aiello

5

$$\frac{(W/L)_p}{(W/L)_n} = a$$

$$[W_p = a W_n]$$



$$C_{eq} = C_{wire} + (1+a)(C_{DBn} + 4C_{GDn} + C_{GSn})$$

$$= C_{wire} + (1+a)C'$$

$$\tau_{PD} = \frac{\tau_{LH} + \tau_{HL}}{2} \cong \frac{C_{eq}}{2} V_{DD} \left(\frac{1}{\beta_n (V_{DD} - V_m)^2} + \frac{1}{\beta_p (V_{DD} + V_{tp})^2} \right) =$$

$$= \frac{C_{wire} + (1+a)C'}{2} \left(1 + \frac{\mu_n}{a\mu_p} \right) \frac{V_{DD}}{\beta_n (V_{DD} - V_m)^2}$$

$$\frac{d}{da} \tau_{PD} = 0$$




$$a = \sqrt{\left(1 + \frac{C_{wire}}{C'} \right) \frac{\mu_n}{\mu_p}}$$

Dr. Orazio Aiello

6

A single inverter as buffer




$$C'' = (1+a)C_{DBn0} + 4(1+a)C_{GDn0} + (1+a)C_{GSn0} \approx (1+a)C'$$

$$\frac{d}{dK} \tau_{PD} = 0 \quad \Rightarrow \quad K_{opt} = \sqrt{\frac{C_L}{C''}}; \quad \tau_{PDopt} = \sqrt{\frac{C_L}{C''}} \tau_{PD0}$$

Dr. Orazio Aiello

7

Tapered buffer



- Each stage is scaled up with a constant factor K



each stage has an equal propagation delay

- To achieve the same delay for the last stage $K^n = \frac{C_L}{C_{in}}$

$$n = \frac{\ln(C_L / C_{in})}{\ln(K)}$$

Dr. Orazio Aiello

8

$$\tau_{PDtot} = \sum_{i=1}^n \tau_{PDi} = nK\tau_{PDmin} = \frac{K}{\ln(K)}\tau_{PDmin} \ln\left(\frac{C_L}{C_{in}}\right)$$

$$\frac{d}{dK} \tau_{PDtot} = 0$$


$$\ln(K) - 1 = 0$$



$$K \sim e \sim 2.72$$

$$n = \ln\left(\frac{C_L}{C_{in}}\right)$$

- The output capacitance of each stage should be considered



Dr. Orazio Aiello

9

- By using more precise transistor model which takes into account small channel effects (Trans. on VLSI March 95)

$$\frac{C_L}{C_{in}} \cong 10 \Rightarrow n = 2$$

$$\frac{C_L}{C_{in}} \cong 1000 \Rightarrow n = 5$$

- The design can take into account other constraint such as power dissipation, area, reliability
- * the power dissipation decrease decreasing N
 - * the reliability (very low for N=2) increase with N

$$\begin{array}{l} 10 \leq C_L / C_{in} \leq 100 \\ 100 \leq C_L / C_{in} \leq 1000 \\ 1000 \leq C_L / C_{in} \leq 10000 \end{array} \Rightarrow \begin{array}{l} 2 \leq N \leq 3 \\ 3 \leq N \leq 4 \\ 4 \leq N \leq 5 \end{array}$$

Dr. Orazio Aiello

10