

## Lecture #29

### ANNOUNCEMENTS

- HW#15 will be for extra credit
- Quiz #6 (Thursday 5/8) will include MOSFET C-V
- No late Projects will be accepted after Thursday 5/8
- The last Coffee Hour will be held this Thursday at 5/8
- Prof. King & TAs will hold office hours through 5/22

### OUTLINE


- MOSFET scaling (reprise)
- SOI technology
- MOS memory devices

Spring 2003

EE130 Lecture 29, Slide 1

## Moore's Law


# transistors/chip doubles every 1.5 to 2 years



Spring 2003

EE130 Lecture 29, Slide 2


## Intrinsic Gate Delay ( $C_{\text{gate}} V_{\text{DD}} / I_{\text{Dsat}}$ )



Spring 2003

EE130 Lecture 29, Slide 3

## Silicon on Insulator (SOI) Technology



- Transistors are fabricated in a thin single-crystal Si layer on top of an electrically insulating layer of  $\text{SiO}_2$ 
  - ✓ Simpler device isolation → savings in circuit layout area
  - ✓ Low junction capacitances → faster circuit operation
  - ✓ Better soft-error immunity
  - ✓ No body effect
  - ✗ Higher cost

Spring 2003

EE130 Lecture 29, Slide 4

## Partially Depleted SOI (PD-SOI)

$$T_{SOI} > W_{dm}, \text{ where } W_{dm} = \sqrt{\frac{2\epsilon_s(2\psi_B)}{qN_{body}}}$$

### Floating body effect (history dependent):

1. When a PD-SOI NMOSFET is in the ON state, at moderate-to-high  $V_{DS}$ , holes are generated via impact ionization near the drain
2. Holes are swept into the neutral body, collecting at the source junction
3. The body-source pn junction is forward biased
4.  $\rightarrow V_T$  is lowered  $\rightarrow I_{Dsat}$  increases  
 $\rightarrow$  "kink" in output  $I_D$  vs.  $V_{DS}$  curve


Spring 2003

EE130 Lecture 29, Slide 5

## Fully Depleted SOI (FD-SOI)

$$T_{SOI} < W_{dm}, \text{ where } W_{dm} = \sqrt{\frac{2\epsilon_s(2\psi_B)}{qN_{body}}}$$

- No floating body effect!
- $V_T$  is sensitive to SOI film thickness
- Poorer control of short-channel effects due to fringing electric field from drain
- Elevated S/D contact structure needed to reduce  $R_S, R_D$



Spring 2003

EE130 Lecture 29, Slide 6


## Semiconductor Memory

- **Volatile**
  - Static random access memory (SRAM)
  - Dynamic random access memory (DRAM)
- **Non-Volatile**
  - Mask programmed ROM
  - Programmable Read-Only Memory (PROM)
  - Electrically programmable ROM (EPROM)
  - Electrically erasable PROM (E<sup>2</sup>PROM)
  - Flash EPROM

Spring 2003

EE130 Lecture 29, Slide 7

## 6-Transistor CMOS SRAM Cell





Spring 2003

EE130 Lecture 29, Slide 8

## 6T-SRAM: Layout

- Modern processes can fit a 6T SRAM cell in  $\sim 1.0\mu\text{m}^2$



Spring 2003

EE130 Lecture 29, Slide 9


## SRAM Scaling Challenges

- **Low standby power**
  - low OFF current (e.g. 1 pA/cell)
  - large  $V_T$  is required
- **Soft error immunity**

Spring 2003

EE130 Lecture 29, Slide 10

# 1-Transistor DRAM Cell



~10 ns read time  
~100 ns write time

**Write:**  $C_S$  is charged or discharged by asserting WL and BL.  
**Read:** Charge redistribution takes place between bit line and storage capacitance

$$\Delta V = V_{BL} - V_{PRE} = (V_{BIT} - V_{PRE}) \frac{C_S}{C_S + C_{BL}}$$


Voltage swing is small; typically around 250 mV.

Spring 2003

EE130 Lecture 29, Slide 11

# DRAM Cell Structure

- Desired characteristics:
  - ✓ low power consumption
  - ✓ long retention time
  - ✓ "fast" access time
  - ✓ soft error immunity
- $\geq 25\text{fF/cell}$  is required for sensing signal margin and retention time




Spring 2003

EE130 Lecture 29, Slide 12


# Advanced DRAM Capacitor Structures

## Trench Capacitor



Spring 2003

## Stacked Capacitor




EE130 Lecture 29, Slide 13

# DRAM Scaling Challenge

- Long retention time → low OFF current ( $\sim 1$  fA)
  - large  $V_T$  is required
- Fast access time → high ON current ( $\sim 100$   $\mu$ A)
  - large  $(V_{GS} - V_T)$  is required

**=>  $V_{DD}$  cannot be scaled down aggressively, for low power consumption**


Possible charge leakage paths shown here:



Spring 2003

EE130 Lecture 29, Slide 14

## Flash EPROM Cell Structure



- To program this device, electrons are injected from the channel inversion layer into the floating gate through the tunnel oxide.



- The inter-poly oxide is thick, to prevent electrons from tunneling through it.

- Tunnel oxide: 8 nm thermal oxide
- Floating gate: 100 nm N+ poly-Si
- Inter-poly oxide: 16 nm CVD oxide or Oxide/Nitride/Oxide stack

Spring 2003

EE130 Lecture 29, Slide 15

## Program by Hot Electron Injection





- Electrons are accelerated by the lateral E-field and gain enough kinetic energy at point A (near the drain) to surmount the potential barrier.
- Because of the control-gate bias, electrons are injected into the floating gate.

Spring 2003

EE130 Lecture 29, Slide 16



## Program by Fowler-Nordheim Tunneling





- For a sufficiently high control-gate bias, electrons can tunnel from the channel inversion layer into the floating gate.

Spring 2003

EE130 Lecture 29, Slide 17

## Erase Operation




- Under a large negative control-gate bias, electrons tunnel out of the floating gate into the substrate.

Spring 2003

EE130 Lecture 29, Slide 18


## Sensing the Stored Data

Two  $V_T$  states:




(1) Programmed state

$$V_T = V_{T2} = 5V, I_{DS} = 0$$



(2) Erased state


$$V_T = V_{T1} = 1V, I_{DS} = 50 \mu A$$



Spring 2003

EE130 Lecture 29, Slide 19

## NOR Flash Memory Architecture




Each memory cell can be addressed individually by its word line (gate) and bit line (drain)

Spring 2003

EE130 Lecture 29, Slide 20

## NAND Flash Memory Architecture



- For each bit line, 16 or 32 cells are connected, with one select transistor at each end of the bit line.
- Programmed  $V_T > 0\text{ V}$   
Erased  $V_T < 0\text{ V}$
- The source/drain region between each two adjacent cells are shared  
→ high density

Spring 2003

EE130 Lecture 29, Slide 21


## NOR vs. NAND Architecture

	NOR	NAND
Chip Density	Medium (64MB)	Very high (2GB)
Programming mechanism	Hot electron injection	F-N tunneling
Programming speed	1us ~10us	1ms
Erasing speed	ms byte/block erase	ms block erase
Random access	Yes	No
Application	Code storage	Data storage
Vendor	Intel, AMD	SanDisk, Toshiba, Samsung

Spring 2003

EE130 Lecture 29, Slide 22

## Flash E<sup>2</sup>PROM Scaling Challenges



> To achieve fast programming speed and low voltage operation, the tunnel oxide thickness must be scaled down.

> Defects in the tunnel oxide reduce the retention time and thereby limit the tunnel oxide scaling, however.


> Today >8nm tunnel oxide is used in commercial flash products.

Spring 2003

EE130 Lecture 29, Slide 23

## Semiconductor Memory Trends

Capacity increases 4X every 3-4 years



Today:

- 1 Gb DRAM
- 512 MB SRAM  
(2MB on-chip cache SRAM)
- 1 Gb flash E<sup>2</sup>PROM

Spring 2003

EE130 Lecture 29, Slide 24