


Array Architecture


- 2^n words of 2^m bits each
- If n >> m, fold by 2k into fewer rows of more columns



- Good regularity easy to design
- Very high density if good cells are used

12-Transistor SRAM Cell


- Basic building block: SRAM Cell
 - Holds one bit of information, like a latch
 - Must be read and written
- 12-transistor (12T) SRAM cell
 - Use a simple latch connected to bitline
 - $46 \times 75 \ \lambda$ unit cell



ECE Department, University of Texas at Austi

6-Transistor SRAM Cell

- Cell size accounts for most of array size
 - Reduce cell size at expense of complexity
- 6T SRAM Cell
 - Used in most commercial chips
 - Data stored in cross-coupled inverters
- Read:
 - Precharge bit, bit_b
 - Raise wordline
- Write
 - Drive data onto bit, bit_b
 - Raise wordline




ECE Department, University of Texas at Austin

Lecture 13. Memories

. A. Abraham. October 12, 2011 4 / 36

SRAM Read

- Precharge both bitlines high
- Then turn on wordline
- One of two bitlines will be pulled down by the cell
- Example: A = 0, $A_b = 1$
 - Bit discharges, bit_b stays high
 - But A bumps up slightly
- Read stability
 - A must not flip
 - N1 >> N2



A_b bit_b

1.5

1.0

word bit

0.5

0.0

1.00

200

300

400

500

600


time (ps)


ECE Department, University of Texas at Austin


Lecture 13. Memor


J. A. Abraham, October 12, 2011 5

SRAM Write • Drive one bitline high, the other low • Then turn on wordline • Bitlines overpower cell with new value • Example: A = 0, $A_b = 1$, bit = 1, $bit_b = 0$ • Force A_b low, then A rises high Writability • Must overpower feedback inverter • N2 >> P1 1.5 bit_b word bit_b 1.0 0.5 word N1 N3 0.0 100 200 300 400 500 600 700 time (ps)












Por n > 4, NAND gates become slow Break large gates into multiple smaller gates A3 A2 A1 A0 word0 word1 word2 word2 word3 ECE Department, University of Texas at Austin Lecture 13. Memories J. A. Abraham, October 12, 2011 12/36









Clocked Sense Amplifier

- Clocked sense amp saves power
- Requires sense_clk after enough bitline swing
- Isolation transistors cut off large bitline capacitance



Twisted Bitlines

- Sense amplifiers also amplify noise
 - Coupling noise is severe in modern processes
 - Try to couple equally onto bit and bit_b
 - Done by twisting bitlines



ECE Department, University of Texas at Austir

Lecture 13. Memori

J. A. Abraham, October 12, 2011 17

Column Multiplexing

- Recall that array may be folded for good aspect ratio
- \bullet Example: 2K word x 16 array folded into 256 rows \times 128 columns
 - Must select 16 output bits from the 128 columns
 - Requires 16 8:1 column multiplexers

ECE Department, University of Texas at Austin


Lecture 13. Memories

J. A. Abraham, October 12, 2011 18

18 / 36

Tree Decoder Multiplexer


- Column MUX can use pass transistors
 - Use nMOS only, precharge outputs
- One design is to use k series transistors for $2^k : 1 \text{ mux}$
 - No external decoder logic needed




ECE Department, University of Texas at Austir

Lecture 13. Memorie

J. A. Abraham, October 12, 2011 19 /






Multiple Ports

- We have considered single-ported SRAM
 - One read or one write on each cycle
- Multiported SRAMs are needed for register files
- Examples:
 - Multicycle MIPS must read two sources or write a result on some cycles
 - Pipelined MIPS must read two sources and write a third result each cycle
 - Superscalar MIPS must read and write many sources and results each cycle

Dual-Ported SRAM

- Simple dual-ported SRAM
 - Two independent single-ended reads
 - Or one differential write




- Do two reads and one write by time multiplexing
 - Read during ph1, write during ph2

ECE Department, University of Texas at Austin Lecture 13. Memories

Multi-Ported SRAM

- Adding more access transistors hurts read stability
- Multiported SRAM isolates reads from state node
- Single-ended design minimizes number of bitlines



ECE Department, University of Texas at Austin

Lecture 13. Memories


. A. Abraham. October 12, 2011 24 /

Serial Access Memories

- Serial access memories do not use an address
 - Shift Registers
 - Tapped Delay Lines
 - Serial In Parallel Out (SIPO)
 - Parallel In Serial Out (PISO)
 - Queues (FIFO, LIFO (Stacks))
- Some of these used in circuitry for communications

Shift Registers Store and Delay Data

- Simple design: cascade of registers
- Watch your hold times!




ECE Department, University of Texas at Austir

Lecture 13. Memori

J. A. Abraham, October 12, 2011

Denser Shift Registers

- Flip-flops are not very area-efficient
- For large shift registers, keep data in SRAM instead
- Move R/W pointers to RAM rather than data
 - Initialize read address to first entry, write to last
 - Increment address on each cycle




ECE Department, University of Texas at Austin

Lecture 13. Memories

I. A. Abraham. October 12, 2011 26 /

Tapped Delay Line


- Shifter register with a programmable number of stages
- Set number of stages with delay controls to mux
 - Example, 0 63 stages of delay




CE Department, University of Texas at Austi

Lecture 13. Memorie

J. A. Abraham, October 12, 2011 27 /





FIFO, LIFO Queues

- First In First Out (FIFO)
 - Initialize read and write pointers to first element
 - Queue is EMPTY
 - On write, increment write pointer
 - If write almost catches read, Queue is FULL
 - On read, increment read pointer
- Last In First Out (FIFO)
 - Also called a stack
 - Use a single stack pointer for read and write


ECE Department, University of Texas at Austin

Lecture 13. Memories

J. A. Abraham, October 12, 2011 30

4-Transistor Dynamic RAM Cell


- Remove the two p-channel transistors from the static RAM cell to get a four-transistor dynamic RAM cell
- Data stored as charge on gate capacitors (complementary nodes)
- Data must be refreshed regularly
- Dynamic cells must be designed very carefully




ECE Department, University of Texas at Austi

Lecture 13. Memori


J. A. Abraham, October 12, 2011 3






Single-Event Upsets

- High-energy particle produces electron-hole pairs in substrate; when collected at source and drain, will cause current pulse
 - Cosmic Radiation
- A "bit-flip" can occur in the memory cell due to the charge generated by the particle called a "single-event upset"
- Seen in spacecraft electronics in the past, now in computers on the ground





ECE Department, University of Texas at Austin

Lecture 13. Memories

A. Abraham. October 12. 2011 34

Embedded Memory IP

Example, from ARM

- Single Port SRAM
- Dual Port SRAM
- Single Port Register file
- Two Port Register file
- Via and Diffusion Programmable ROM

Memory Compilers

- Automatically generate memory structures
- High density, high speed and low power SRAMs
- Over 15 different foundries and 65 process variants from 28nm to 250nm

CE Department, University of Texas at Austin

Lecture 13. Memorie

J. A. Abraham, October 12, 2011 35 /

