

# Introduction to CMOS VLSI Design

## Programmable Logic

Peter Kogge Fall 2015

Includes lecture slides by David Harris, Harvey Mudd College  
<http://www.cmosvlsi.com/coursematerials.html>

Programmable Logic

Slide 1

## Outline

- Gate Array and Sea of Gates
- PLA
- FPGA

Programmable Logic

CMOS VLSI Design

Slide 2

# Sea of Gates



Programmable Logic

CMOS VLSI Design

Slide 3

# Sea of Gates

- ❑ Actually “Sea of Transistors”
- ❑ Prior standard cell design had 2 rows of diffusion
  - With taps to Gnd and Vdd to define sources
  - And metal wires to connect drains
  - And Poly going vertical
- ❑ What if we design long string of transistors on shared diffusion
  - With room for contacts to metal
- ❑ Then changing only metal masks changes logic function




Programmable Logic

CMOS VLSI Design


Slide 4




Example:  $\sim ABC$



(a) We implement a very long string



(b) But may want multiple smaller strings




(c) Get it by "forcing" transistors in break off.

FIGURE 14.17 SOG cell layouts

CMOS VLSI Design

## Sea of Gates as a Stick Figure



Lets do  $AB + CD$

Programmable Logic

CMOS VLSI Design

Slide 6


# Programmable Logic Arrays (PLA)

Programmable Logic

CMOS VLSI Design

Slide 7

# Programmable Logic



- ❑ Goal: design “Logic” once, but be able to change without total redesign
- ❑ There are  $M \cdot 2^{2^N}$  different functions from N to M bits
- ❑ Two programming times
  - In final stages of design
  - Dynamically “in the field”


Programmable Logic

CMOS VLSI Design

Slide 8

# Common Approach

Express each output bit as a “sum” (OR) of “products” (AND)



Programmable Logic

CMOS VLSI Design

Slide 9



# Example

- Full adder:
  - 3 input bits a, b, c
  - 2 output bits s, cout
- $s = abc + \sim a\sim bc + \sim ab\sim c + a\sim b\sim c$
- $cout = abc + ab + ac + bc$
- There are 7 product terms
  - abc,  $\sim a\sim bc$ ,  $\sim ab\sim c$ ,  $a\sim b\sim c$ , ab, ac, bc
- Each output is OR of 4 of these
  - One term is reused twice

Programmable Logic


CMOS VLSI Design



Slide 10




# PLAs with NOR Gates

- AND plane: P NOR gates
  - Each with  $2N$  “possible” inputs
    - $\text{input}[k]$  and  $\text{not}(\text{input}[k])$
  - Programming: specify which subset of possible inputs to use for each product
- OR plane: M NOR gates
  - Each with inverter on output
  - Each with P “possible” inputs
  - Programming: specify which subset of possible minterms to use for each sum









# Field Programmable Logic Array

Programmable Logic      CMOS VLSI Design      Slide 18


# FPGAs

- ❑ **AT ANY TIME** load a string of bits into device
- ❑ Bits do several things
  - Configure each of many **Configurable Logic Blocks (CLB)** to perform some specific logic function
  - Configure which outputs of which CLBs are connected to inputs of which other CLBs
  - Configure which pins on device are connected to which CLB


Programmable Logic

CMOS VLSI Design

Slide 19



# A Bit More...




[http://www.ni.com/cms/images/devzone/tut/figure3-%20fpga\\_400x212.jpg](http://www.ni.com/cms/images/devzone/tut/figure3-%20fpga_400x212.jpg)

Programmable Logic

CMOS VLSI Design

Slide 21

# Look Up Table (LUT)





To Get M outputs, Use M LUTs


Programmable Logic

CMOS VLSI Design

Slide 22



# Switch Matrix




Programmable Logic

CMOS VLSI Design

Slide 25


# Notation for Next Slide



3-Input LUT with inputs A, B, C and Output Y



If “X”ed, then horizontal and vertical wires connected  
If not, horizontal and vertical wires are separate





Switch Box: Each circle can be programmed for any of the 64 possible thru connections


Programmable Logic

CMOS VLSI Design

Slide 26



## A More Typical 4-input 1 Output CLB



[https://en.wikipedia.org/wiki/File:FPGA\\_cell\\_example.png](https://en.wikipedia.org/wiki/File:FPGA_cell_example.png)


**Both of these muxes are driven by other configuration bits**

Programmable Logic

CMOS VLSI Design

Slide 29

## Typical Tool Chain



[http://www.codeproject.com/KB/system/fpgaflow/01\\_fpgaflow\\_s.png](http://www.codeproject.com/KB/system/fpgaflow/01_fpgaflow_s.png)

Programmable Logic

CMOS VLSI Design

Slide 30

# A Recent Product Table

**Arria 10 Product Table**

Product Line	GX 160	GX 220	GX 270	GX 320	GX 480	GX 570	GX 660	GX 900	GX 1150	GT 900	GT 1150
Part number reference	10AX016 / 10AS016	10AX022 / 10AS022	10AX027 / 10AS027	10AX032 / 10AS032	10AX048 / 10AS048	10AX057 / 10AS057	10AX066 / 10AS066	10AX090	10AX115	10AT090	10AT115
Logic elements (IO)	160	220	270	320	480	570	660	900	1,150	900	1,150
Adaptive logic modules (ALMs)	61,510	81,730	101,620	118,730	181,790	217,080	250,540	339,620	427,200	339,620	427,200
Registers	246,040	334,920	406,480	474,920	727,160	868,320	1,002,160	1,358,480	1,708,800	1,358,480	1,708,800
M20K memory blocks	440	588	750	891	1,438	1,800	2,133	2,823	3,513	2,823	3,513
M20K memory (Mb)	9	11	15	17	28	35	42	57	73	57	73
MLAB memory (Mb)	1.0	1.8	2.4	2.8	4.3	5.0	5.7	7.2	9.2	7.2	9.2
Hardened single-precision floating-point multipliers/ladders	156/156	191/191	230/230	270/270	408/408	492/492	576/576	768/768	954/954	768/768	954/954
18 x 18 multipliers	312	382	460	540	816	984	1,152	1,536	1,908	1,536	1,908
Peak GMACS	343	420	516	612	924	1,116	1,312	1,740	2,214	1,740	2,214
Peak giga floating-point operations per second (GFLOPS)	140	172	212	252	384	468	552	736	924	736	924
Regional clocks	8	8	8	8	8	8	16	16	16	16	16
Maximum I/Os channels (1.8 G)	120	120	168	168	222	270	270	384	384	312	312
Maximum user I/O pins	288	288	384	384	492	624	624	768	768	624	624
Transceiver count (17.4 Gbps)	12	12	24	24	36	48	48	96	96	96	96
Transceiver count (28 Gbps)	-	-	-	-	-	-	-	-	-	16	16
PCI Express® (PCIe) hard IP blocks (Gen3)	1	1	2	2	2	2	2	4	4	4	4
Maximum 3 V I/O pins	48	48	48	48	48	48	48	-	-	-	-

[https://www.altera.com/content/dam/altera-www/global/en\\_US/pdf/literature/pt/arria-10-product-table.pdf](https://www.altera.com/content/dam/altera-www/global/en_US/pdf/literature/pt/arria-10-product-table.pdf)

Programmable Logic

CMOS VLSI Design

Slide 31

# Worksheets

Programmable Logic

CMOS VLSI Design

Slide 32



