

# UNIT II


## CIRCUIT DESIGN PROCESSES

**By: Nivedita Shettar**


# *INTRODUCTION*

- Objectives:
  - To know MOS layers
  - To understand the stick diagrams
  - To learn design rules
  - To understand layout and symbolic diagrams
  
- Outcome:
  - At the end of this, will be able draw the stick diagram, layout and symbolic diagram for simple MOS circuits

# MOS LAYERS



Transistor




Metal-Polysilicon



Polysilicon



Diffusion



Depletion Transistor



Metal-Diffusion




Metal



Contact



Polysilicon Pin



Butting



Implant




Diffusion Pin



Overglass



Metal Pin



Buried



Buried

# *STICK DIAGRAMS*

- Objectives:
  - To know what is meant by stick diagram.
  - To understand the capabilities and limitations of stick diagram.
  - To learn how to draw stick diagrams for a given MOS circuit.
- Outcome:
  - At the end of this module the students will be able draw the stick diagram for simple MOS circuits.

# *STICK DIAGRAMS*

- VLSI design aims to translate circuit concepts onto silicon.
- Stick diagrams are a means of capturing topography and layer information using simple diagrams.
- Stick diagrams convey layer information through color codes (or monochrome encoding).
- Acts as an interface between symbolic circuit and the actual layout.

# *STICK DIAGRAMS*


- Does show all components/vias.
  - Via is used to connect higher level metals from metal connection
- It shows relative placement of components.
- Goes one step closer to the layout
- Helps plan the layout and routing

***A stick diagram is a cartoon of a layout.***

# *STICK DIAGRAMS*

- Does *not* show
  - Exact placement of components
  - Transistor sizes
  - Wire lengths, wire widths, tub boundaries
  - Any other low level details such as parasitics

## Stick Diagrams – Notations



Can also draw  
in shades of  
gray/line style.

**Buried Contact**



**Contact Cut**





# STICK DIAGRAMS

COLOR	STICK ENCODING	LAYERS	MASK LAYOUT ENCODING	CIF LAYER
GREEN		n-diffusion (n <sup>+</sup> active) Thinox*		ND
RED		Polysilicon		NP
BLUE		Metal 1		NM
BLACK		Contact cut		NC
GRAY	NOT APPLICABLE	Overglass		NG
nMOS ONLY YELLOW		Implant		NI
nMOS ONLY BROWN		Buried contact		NB
FEATURE	FEATURE (STICK)	FEATURE (SYMBOL)	FEATURE (MASK)	
n-type enhancement mode transistor				
Transistor length to width ratio L:W should be shown.				
n-type depletion mode transistor nMOS only				
Source, drain and gate labeling will not normally be shown.				

## NMOS ENCODING

# STICK DIAGRAMS


COLOR	STICK ENCODING	LAYERS	MASK LAYOUT ENCODING	GIF LAYER
GREEN	Encoding as in Color plate 1(a)	n-diffusion (n <sup>+</sup> active) Thinnox <sup>®</sup>	* Thinnox = n-diff. + p-diff. + transistor channels  Encoding as in Color plate 1(a)	CAA or CNA
RED		Polysilicon		CPF
BLUE		Metal 1		CMF
BLACK		Contact out		CC
GRAY		Overglass		COG
YELLOW (STICK)	 green outline here for clarity	p-diffusion (p <sup>+</sup> active)	 p <sup>+</sup> mask	CAA or CPA
YELLOW	Not shown on diagram	p <sup>+</sup> mask	 either or	CPP
DARK BLUE OR PURPLE		Metal 2		CMS
BLACK		VIA		CVA
BROWN	Demarcation line  p-well edge is shown as a demarcation line in stick diagrams.	p-well		CPW
BLACK		V <sub>DD</sub> or V <sub>SS</sub> contact	 V <sub>DD</sub> V <sub>SS</sub>	CC
FEATURE	FEATURE (STICK)	FEATURE (SYMBOL)	FEATURE (MASK)	
n-type enhancement mode transistor (as in Color plate 1(e))  Transistor length to width ratio L:W may be shown.	 L:W			
p-type enhancement mode transistor	 S G D L:W		 S G D p <sup>+</sup> mask	
Note: p-type transistors are placed above and n-type below the demarcation line				

CMOS  
ENCODING

## Stick Diagrams – Some Rules

### **Rule 1:**

When two or more 'sticks' of the same type cross or touch each other that represents electrical contact.




## Stick Diagrams – Some Rules

### Rule 2:

When two or more ‘sticks’ of different type cross or touch each other there is no electrical contact.

(If electrical contact is needed we have to show the connection explicitly)



## Stick Diagrams – Some Rules

### Rule 3:

When a poly crosses diffusion it represents a transistor.



Note: If a contact is shown then it is not a transistor.

## Stick Diagrams – Some Rules


### Rule 4:

In CMOS a demarcation line is drawn to avoid touching of p-diff with n-diff. All PMOS must lie on one side of the line and all NMOS will have to be on the other side.




# STICK DIAGRAMS

## Examples of Stick Diagrams





# STICK DIAGRAMS

## Examples of Stick Diagrams






## Examples of Stick Diagrams




# STICK DIAGRAMS

## Examples of Stick Diagrams




# STICK DIAGRAMS

## Examples of Stick Diagrams





A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0



1. Pull-down: Connect to ground If A=1 AND B=1
2. Pull-up: Connect to Vdd If A=0 OR B=0


# STICK DIAGRAMS

## Examples of Stick Diagrams



# STICK DIAGRAMS


## Examples of Stick Diagrams



NOR gate and NAND using NMOS Transistors

# STICK DIAGRAMS

## Examples of Stick Diagrams





$f = [(xy) + z]'$  using NMOS Transistors

# STICK DIAGRAMS

## Examples of Stick Diagrams

Example:  $f = \overline{(A \cdot B) + C}$



# DESIGN RULES

- **Why we use design rules?**
  - Interface between designer and process engineer
- Historically, the process technology referred to the length of the silicon channel between the source and drain terminals in field effect transistors.
- The sizes of other features are generally derived as a ratio of the channel length, where some may be larger than the channel size and some smaller.
  - For example, in a 90 nm process, the length of the channel may be 90 nm, but the width of the gate terminal may be only 50 nm.



# DESIGN RULES

## Semiconductor manufacturing processes

- 10  $\mu\text{m}$  — 1971
- 3  $\mu\text{m}$  — 1975
- 1.5  $\mu\text{m}$  — 1982
- 1  $\mu\text{m}$  — 1985
- 800 nm (0.80  $\mu\text{m}$ ) — 1989
- 600 nm (0.60  $\mu\text{m}$ ) — 1994
- 350 nm (0.35  $\mu\text{m}$ ) — 1995
- 250 nm (0.25  $\mu\text{m}$ ) — 1998
- **180 nm** (0.18  $\mu\text{m}$ ) — 1999
- 130 nm (0.13  $\mu\text{m}$ ) — 2000
- 90 nm — 2002
- 65 nm — 2006
- 45 nm — 2008
- 32 nm — 2010
- 22 nm — approx. 2011
- 16 nm — approx. 2018
- 11 nm — approx. 2022

# *DESIGN RULES*

- Allow translation of circuits (usually in stick diagram or symbolic form) into actual geometry in silicon
- Interface between circuit designer and fabrication engineer
- Compromise
  - designer - tighter, smaller
  - fabricator - controllable, reproducible

# DESIGN RULES

- Design rules define ranges for features
  - Examples:
    - min. wire widths to avoid breaks
    - min. spacing to avoid shorts
    - minimum overlaps to ensure complete overlaps
  - Measured in microns
  - Required for resolution/tolerances of masks
- Fabrication processes defined by minimum channel width
  - Also minimum width of poly traces
  - Defines “how fast” a fabrication process is

# DESIGN RULES

- **Two major approaches:**
  - **“Micron” rules: stated at micron resolution.**
  - **$\lambda$  rules: simplified micron rules with limited scaling attributes.**
- **Design rules represents a tolerance which insures very high probability of correct fabrication**
  - **scalable design rules: lambda parameter**
  - **absolute dimensions (micron rules)**

## “Micron” rules

- All minimum sizes and spacing specified in microns.
- Rules don't have to be multiples of  $\lambda$ .
- Can result in 50% reduction in area over  $\lambda$  based rules
- Standard in industry.

## *Lambda-based* Design Rules

- *Lambda-based* (scalable CMOS) design rules define scalable rules based on  $\lambda$  (which is half of the minimum channel length)
  - classes of MOSIS SCMOS rules: SUBMICRON, DEEPSUBMICRON
- Stick diagram is a draft of real layout, it serves as an abstract view between the schematic and layout.

## *Lambda-based* Design Rules

- Circuit designer in general want tighter, smaller layouts for improved performance and decreased silicon area.
- On the other hand, the process engineer wants design rules that result in a controllable and reproducible process.
- Generally we find there has to be a compromise for a competitive circuit to be produced at a reasonable cost.
- All widths, spacing, and distances are written in the form
- $\lambda = 0.5 \times$  minimum drawn transistor length

## *Lambda-based* Design Rules

- Design rules based on single parameter,  $\lambda$
- Simple for the designer
- Wide acceptance
- Provide feature size independent way of setting out mask
- If design rules are obeyed, masks will produce working circuits
- Minimum feature size is defined as  $2\lambda$
- Used to preserve topological features on a chip
- Prevents shorting, opens, contacts from slipping out of area to be contacted



## Design Rules – Reality

- Manufacturing processes have inherent limitations in accuracy and repeatability
- Design rules specify geometry of masks that provide reasonable yield
- Design rules are determined by experience

## Problems in Manufacturing

- Photoresist shrinking / tearing
- Variations in material deposition
- Variations in temperature
- Variations in oxide thickness
- Impurities
- Variations between lots
- Variations across the wafer

## Problems in Manufacturing


- Variations in threshold voltage
  - oxide thickness
  - ion implantation
  - poly variations
- Diffusion - changes in doping (variation in R, C)
- Poly, metal variations in height and width
- Shorts and opens
- Via may not be cut all the way through
- Undersize via has too much resistance
- Oversize via may short

## Advantages of Generalized Design Rules

- Ease of learning because they are scalable, portable, durable
- Long-levity of designs that are simple, abstract and minimal clutter
- Increased designer efficiency
- Automatic translation to final layout


# DESIGN RULES

- Minimum width of PolySi and diffusion line  $2\lambda$
- Minimum width of Metal line  $3\lambda$  as metal lines run over a more uneven surface than other conducting layers to ensure their continuity




# DESIGN RULES

- PolySi – PolySi space  $2\lambda$
- Metal - Metal space  $2\lambda$
- Diffusion – Diffusion space  $3\lambda$  To avoid the possibility of their associated regions overlapping and conducting current




# DESIGN RULES

- Diffusion – PolySi space  $\lambda$  To prevent the lines overlapping to form unwanted capacitor
- Metal lines can pass over both diffusion and polySi without electrical effect. Where no separation is specified, metal lines can overlap or cross



# DESIGN RULES

- Metal lines can pass over both diffusion and polySi without electrical effect
- It is recommended practice to **leave  $\lambda$**  between a **metal edge** and a **polySi** or diffusion line to which it is not electrically connected





- **Recall**

- poly-poly spacing  $2\lambda$
- diff-diff spacing  $3\lambda$  (depletion regions tend to spread outward)
- metal-metal spacing  $2\lambda$
- diff-poly spacing  $\lambda$

## Butting Contact

The gate and source of a depletion device can be connected by a method known as **butting contact**. Here metal makes contact to both the diffusion forming the source of the depletion transistor and to the polySi forming this device's gate.


### **Advantage:**

No buried contact mask required and avoids associated processing.

# DESIGN RULES


## Butting Contact

**Problem:** Metal descending the hole has a tendency to fracture at the polySi corner, causing an open circuit.



## Buried Contact


Here gate length is depend upon the alignment of the buried contact mask relative to the polySi and therefore vary by  $\pm\lambda$ .



# DESIGN RULES

## Contact Cut


- Metal connects to polySi/diffusion by contact cut.
- Contact area:  $2\lambda \times 2\lambda$
- Metal and polySi or diffusion must overlap this contact area by  $\lambda$  so that the two desired conductors encompass the contact area despite any mis-alignment between conducting layers and the contact hole



# DESIGN RULES


## Contact Cut

- Contact cut – any gate:  $2\lambda$  apart
- Why? No contact to any part of the gate.




## Contact Cut

- Contact cut – contact cut:  $2\lambda$  apart
- Why? To prevent holes from merging.




# DESIGN RULES






# DESIGN RULES




All device mask dimensions are based on multiples of  $\lambda$ , e.g., polysilicon minimum width =  $2\lambda$ . Minimum metal to metal spacing =  $3\lambda$

# DESIGN RULES




# DESIGN RULES

- Wells must surround transistors by  $6\lambda$ 
  - Implies  $12\lambda$  between opposite transistor flavors
  - Leaves room for one wire track



# DESIGN RULES



- A *wiring track* is the space required for a wire
  - $4\lambda$  width,  $4\lambda$  spacing from neighbour =  $8\lambda$  pitch
- Transistors also consume one wiring track



- **Layer Types**

- p-substrate
- n-well
- n+
- p+
- Gate oxide
- Gate (polysilicon)
- Field Oxide
  - Insulated glass
  - Provide electrical isolation


# LAYOUTS




# LAYOUTS

## Top view of the FET pattern


NMOS



NMOS



PMOS




PMOS

n-well

# LAYOUTS

## General Layout Geometry






# LAYOUTS


## Metal Interconnect Layers

- Metal layers are electrically isolated from each other
- Electrical contact between adjacent conducting layers requires contact cuts and vias




# LAYOUTS

## Interconnect Layout Example







# LAYOUTS

## Designing MOS Arrays



# LAYOUTS

## Parallel Connected MOS Patterning




## Basic Gate Design

- Both the power supply and ground are routed using the Metal layer
- n+ and p+ regions are denoted using the same fill pattern. The only difference is the n-well
- Contacts are needed from Metal to n+ or p+



# LAYOUTS

## The CMOS NOT Gate




# LAYOUTS

## The CMOS NOT Gate



# LAYOUTS


## The CMOS NOT Gate






# LAYOUTS

## The CMOS NAND Gate




# LAYOUTS

## The CMOS NAND Gate





# LAYOUTS

## The CMOS NOR Gate





# LAYOUTS

## The CMOS NOR Gate





# LAYOUTS

## The 3-Input NAND Gate




## The Transmission Gate



# LAYOUTS

## The 3-D View of a Design



## GENERAL LAYOUT GUIDELINES

1. The electrical gate design must be completed by checking the followings:
  - a. Right power and ground supplies
  - b. Noise at the gate input
  - c. Faulty connections and transistors
  - d. Improper ratios
  - e. Incorrect clocking and charge sharing
2.  $V_{DD}$  and the  $V_{SS}$  lines run at the top and the bottom of the design
3. Vertical polysilicon for each gate input
4. Order polysilicon gate signals for maximal connection between transistors
5. The connectivity requires to place NMOS close to  $V_{SS}$  and PMOS close to  $V_{DD}$
6. Connection to complete the logic must be made using poly, metal and even metal2



## GENERAL LAYOUT GUIDELINES


The factors for density improvement are (optimization):

- Efficient routing space usage. They can be placed over the cells or even in multiple layers.
- Source drain connections must be merged better.
- White (blank) spaces must be minimum.
- The devices must be of optimum sizes.
- Transparent routing can be provided for cell to cell interconnection, this reduces global wiring problems

# LAYOUTS

## LAYOUT OPTIMIZATION FOR PERFORMANCE



1. Vary the size of the transistor according to its position in series. The transistor closest to the output is the smallest. The transistor nearest to the VSS line is the largest. This helps in increasing the performance by 30%. A three input NAND gate with the varying size is shown.



# LAYOUTS

## LAYOUT OPTIMIZATION FOR PERFORMANCE

1. When drains are connected in parallel, must try and reduce the number of drains in parallel i.e. wherever possible must try and connect drains in series at least at the output. This arrangement could reduce the capacitance at the output enabling good voltage levels.



# *BASIC PHYSICAL DESIGN*

The VLSI design flow for any IC design is as follows

1. Specification (problem definition)
2. Schematic (gate level design) (equivalence check)
3. Layout (equivalence check)
4. Floor Planning
5. Routing, Placement
6. On to Silicon

ANY Qs?